FAIRCHILD SEMICONDUCTOR®

FDS7064N7 30V N-Channel PowerTrench[®] MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low $R_{DS(ON)}$ in a small package.


Applications

- Synchronous rectifier
- DC/DC converter

Features

- 16.5 A, 30 V $~~R_{\text{DS(ON)}}$ = 7.0 m Ω @ V_{GS} = 4.5 V
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- Fast switching
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Sourc	e Voltage		30	V
V _{GSS}	Gate-Source Voltage			± 12	V
ID	Drain Curre	nt – Continuous	(Note 1a)	16.5	A
		 Pulsed 	60		
PD	Power Dissi	pation for Single Operation	n (Note 1a)	3.0	W
T _J , T _{STG}	Operating a	nd Storage Junction Temp	perature Range	-55 to +150	°C
Therma	I Charac	teristics			
R _{0JA}	Thermal Resistance, Junction-to-Ambient (Note 1a)			40	°C/W
R _{0JC}	Thermal Resistance, Junction-to-Case			0.5	°C/W
Packag	e Marking	g and Ordering I	nformation		
Device	Marking	Device	Reel Size	Tape width	Quantity
EDG7	064117		10"	10mm	0500 unito

Device Marking	Device	Reel Size	rape width	Quantity
FDS7064N7	FDS7064N7	13"	12mm	2500 units

©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	racteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, Referenced to 25°C		23		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$			1	μA
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 12 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate–Body Leakage, Reverse	V_{GS} = -12 V , V_{DS} = 0 V			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	0.8	1.2	2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 µA, Referenced to 25°C		-4.3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	V_{GS} = 4.5 V, I_D = 16.5 A V_{GS} = 4.5 V, I_D = 16.5 A, T_J = 125°C		5.7 8.4	7.0 10.5	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = 5 V$, $I_{D} = 16.5 A$		112		S
Dynamio	Characteristics		1	1		L
-	C Characteristics	$V_{DS} = 15 V, V_{GS} = 0 V,$		3355		pF
Dynamic C _{iss} C _{oss}		V _{DS} = 15 V, V _{GS} = 0 V, f = 1.0 MHz		3355 522		pF pF
C _{iss} C _{oss}	Input Capacitance					•
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance			522		pF
C _{iss} C _{oss} C _{rss} Switchir	Input Capacitance Output Capacitance			522	30	pF
C _{iss} C _{oss} C _{rss} Switchir t _{d(on)}	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2)	f = 1.0 MHz		522 209	30	pF pF
C_{iss} C_{oss} C_{rss} Switchir $t_{d(on)}$ t_r	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time	f = 1.0 MHz V _{DD} = 15 V, I _D = 1 A,		522 209 17		pF pF ns
C _{iss} C _{oss} C _{rss} Switchir t _{d(on)} t _r t _{d(off)}	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time	f = 1.0 MHz V _{DD} = 15 V, I _D = 1 A,		522 209 17 13	23	pF pF ns ns
C _{iss} C _{oss} C _{rss} Switchir t _{d(on)} t _r t _{d(off)} t _f	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time	f = 1.0 MHz V_{DD} = 15 V, I_D = 1 A, V_{GS} = 4.5 V, R_{GEN} = 6 Ω V_{DS} = 15 V, I_D = 16.5 A,		522 209 17 13 54	23 86	pF pF ns ns ns
C _{iss} C _{oss} C _{rss} Switchir t _{d(on)} t _r t _{d(off)} t _f Q _g	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time	f = 1.0 MHz V_{DD} = 15 V, I _D = 1 A, V_{GS} = 4.5 V, R _{GEN} = 6 Ω		522 209 17 13 54 26	23 86 42	pF pF ns ns ns ns
C _{iss} C _{oss} C _{rss} Switchir t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs}	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge	f = 1.0 MHz V_{DD} = 15 V, I_D = 1 A, V_{GS} = 4.5 V, R_{GEN} = 6 Ω V_{DS} = 15 V, I_D = 16.5 A,		522 209 17 13 54 26 30	23 86 42	pF pF ns ns ns ns nC
Ciss Coss Crss Switchir td(on) tr td(off) tf Qg Qgs Qgd	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, I_D = 16.5 \text{ A},$ $V_{GS} = 4.5 \text{ V}$		522 209 17 13 54 26 30 6.3	23 86 42	pF pF ns ns ns nc nC
Ciss Coss Crss Switchir td(on) tr td(off) tf Qg Qgs Qgd	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, I_D = 16.5 \text{ A},$ $V_{GS} = 4.5 \text{ V}$ and Maximum Ratings		522 209 17 13 54 26 30 6.3	23 86 42	pF pF ns ns ns nc nC


1. R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

Scale 1 : 1 on letter size paper


a) 40°C/W when mounted on a 1in² pad of 2 oz copper



b) 85°C/W when mounted on a minimum pad of 2 oz copper


FDS7064N7 Rev D1 (W)

FDS7064N7




FDS7064N7

FDS7064N7 Rev D1 (W)



FDS7064N7



FDS7064N7

FDS7064N7 Rev D1 (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench [®]	SuperSOT [™] -6
CROSSVOLT™	FRFET™	MicroPak™	QFET [®]	SuperSOT [™] -8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™່	MSX™	QT Optoelectronics [™]	TinyLogic [®]
E ² CMOS [™]	HiSeC™	MSXPro™	Quiet Series [™]	TINYOPTO™
EnSigna™	I²C™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC [®]	SILENT SWITCHER®	UltraFET [®]
The Power Fran		OPTOPLANAR™	SMART START™	VCX™
Programmable Active Droop™		PACMAN™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production